/
12.1.3 Generic system outline
12.1.3 Generic system outline
During the event generation all involved transceivers (ILT, ILR, VLR and VLT) are plotted in graphical display window placed on the simulation outline tab.
¨
Figure 243: Example of “Scenario outline” for a generic system 1 vs generic system 2 type of simulation
Figure 244: dRSS, IRSS samples
The dRSS and the iRSS vectors are shown for 100 events maximum to avoid overloading the memory and to speed the computation time. The iRSS is shown as a summation of all the interferers.
Related content
A5.2 BLOCKING CALCULATION
A5.2 BLOCKING CALCULATION
More like this
12.3.1 Generated signals results
12.3.1 Generated signals results
More like this
12.9.2 Interference calculation GUI
12.9.2 Interference calculation GUI
More like this
14.2 Background and Terminology
14.2 Background and Terminology
More like this
A2.1 GENERAL CASE
A2.1 GENERAL CASE
More like this
10.2.3 Generation of interferers with the same characteristics
10.2.3 Generation of interferers with the same characteristics
More like this